Introduction to Logic Synthesis using Verilog HDL

Available
0
StarStarStarStarStar
0Reviews
Introduction to Logic Synthesis Using Verilog HDL explains how to write accurate Verilog descriptions of digital systems that can be synthesized into digital system netlists with desirable characteristics. The book contains numerous Verilog examples that begin with simple combinational networks and progress to synchronous sequential logic systems. Common pitfalls in the development of synthesizabl...
Read moreRead more
E-book
pdf
37,99 €
Introduction to Logic Synthesis Using Verilog HDL explains how to write accurate Verilog descriptions of digital systems that can be synthesized into digital system netlists with desirable characteristics. The book contains numerous Verilog examples that begin with simple combinational networks and progress to synchronous sequential logic systems. Common pitfalls in the development of synthesizabl...
Read moreRead more
Follow the Author

Options

  • ISBN: 9781598291070
  • DRM: ADOBE_DRM
  • Publication Date: Dec 1, 2006
  • Publisher: MORGAN & CLAYPOOL PUBLISHERS
  • Format: pdf

Reviews

LoaderLoaderLoaderLoader